

**Notice of References Cited**

Application/Control No.

09/749,284

Applicant(s)/Patent Under  
Reexamination  
ANDERSON ET AL.

Examiner

Juan D Valentin II

Art Unit

2877

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,170,996 B1	01-2001	Miura et al.	385/94
	B	US-5,742,480	04-1998	Sawada et al.	385/89
	C	US-5,963,693 A1	10-1999	Mizue et al.	385/94
	D	US-5,596,665 A1	01-1997	Kurashima et al.	385/94
	E	US-6,354,747 B1	03-2002	Irie et al.	385/94
	F	US-5,475,783 A1	12-1995	Kurashima, Hiromi	385/94
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Simonis et al., 1 Gb/s VCSEL/CMOS Flip-Chip 2-D-Array Interconnects and Associated Diffractive Optics, 1999, Parellel Interconnect 1999 (PI '99), (pages 1-9).
	V	Kibar et al., Power Minimization and Technology Comparisons for Digital Free-Space Optoelectronic Interconnections, April 1999, Journal of Lightwave Technology, Vol. 17 No. 4, 546-555
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.